

## Efficient Quantized Sparse Matrix Operations on Tensor Cores

Shigang Li<sup>\*</sup>, Kazuki Osawa<sup>+</sup>, Torsten Hoefler<sup>+</sup>
 \*School of Computer Science, Beijing University of Posts and Telecommunications
 \*Department of Computer Science, ETH Zurich

### ETHzürich

spcl.inf.ethz.ch Spcl\_eth DINFK

# Efficient Quantized Sparse Matrix Operations on Tensor Cores

Shigang Li, Kazuki Osawa, Torsten Hoefler

UNICA



### SC22, Dallas, TX, USA Nov. 2022

### Model size is growing exponentially





...

#### Models are also compressible



Combining sparsification with quantization

Mart van Baalen et al., Bayesian bits: Unifying quantization and pruning, NeurIPS 2020

H. Yang et al., Automatic neural network compression by sparsity-quantization joint learning: A constrained optimization based approach, CVPR 2020
 S. Han et al., Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding, ICLR 2016



#### **Tensor cores for deep learning acceleration**







Images and GIFs in this slide are from *https://www.nvidia.com/en-us/data-center/tensor-cores/* 

#### 

## **Challenges**

(1) How to achieve practical speedup in a large range of sparsity ratio, e.g., 50% ~ 98%?



(2) How to efficiently support sparse workloads with mixed precision (two input matrices with different precision),





	Hopper	Ampere	Turing	Volta
Supported Tensor Core precisions	FP64, TF32, bfloat16, FP16, FP8, INT8	FP64, TF32, bfloat16, FP16, INT8, INT4, INT1	FP16, INT8, INT4, INT1	FP16
	Two input mat	tricos must ho th	o samo procision	

input matrices must be the same precision

Sparse self-attention with mixed precision

### Libraries of sparse matrix computation

#### <sup>1</sup> Mixed precision means two input matrices with different precision

Librowy	Precision				Spar	Tansar Cara			
Library	fp16	int8	int4	mixed <sup>1</sup>	granularity	DL-friendly?	Tensor Core		
cuSPARSE [10]	<i>\</i>	1	X X	X X	fine-grained block	₩ €	₩ €		
cuSPARSELt [11]	1	1	1	X	2:4 structured	Ċ	ப		
Sputnik [13]	<ul> <li>Image: A second s</li></ul>	×	×	×	fine-grained	ப	₽ <b>Ç</b>		
vectorSparse [14]	<ul> <li>Image: A second s</li></ul>	X	X	×	1-D block	ப	ப		
Magicube (ours)	×	✓	✓	1	1-D block	Ċ	ப		
Columns         1-D block       a       c       e       g         b       d       f       h       i         b       d       f       h       i         Rows       j       l       n       p       r       t         v       x       v       z       v       z       v									

Sparse matrix with 1-D non-zero blocks

#### Data layout of m8n8k16 for int8 mma on Tensor Cores





#### **SR-BCRS** sparse matrix format



Sparse matrix with 1-D block non-zeros, the length of the 1-D block = 2, 4, or 8



Col

T28:{a70, a71, a72, a73}T29:{a74, a75, a76, a77}T30:{a78, a79, a7a, a7b}T31:{a7c, a7d, a7e, a7

Row 0



### **SpMM in Magicube**



State and and and

(b) SpMM in Magicube at thread-block level

#### Load rows of matrix B to shared memory for int8





#### Load blocks of matrix B to shared memory for int8



#### Local transpose on registers for *int8*





#### Local transpose on registers for int8



Data layout of m8n8k16 for int8 mma



#### MMAs in SpMM with int8





### Efficient local transpose for *int4* with indices shuffling



### Prefetch data blocks of matrix B of SpMM



Algorithm 1 Prefetch the data block of d	ense matrix B
<pre>steps = nnz / BS<sub>k</sub>; Load_A_values_and_indices_to_shared(0);syncthreads(); Prefetch_B_values_to_registers(0);</pre>	Cold start
<pre>for i=1; i &lt; steps; i++ do     Store_B_values_on_regs_to_shared(i-1);     Load_A_values_and_indices_to_shared(i-1);    syncthreads();</pre>	i); Load data and indices to SM
Prefetch_B_values_to_registers(i); MMA_compute_tiles(i-1); syncthreads();	Overlap prefetch with <i>MMA</i>
end for	
<pre>Store_B_values_on_regs_to_shared(i-1);syncthreads(); MMA_compute_tiles(i-1);</pre>	The tail of pipeline



### **SDDMM in Magicube**





and the second server

(b) SDDMM in Magicube at thread-block level



### **MMAs in SDDMM**



Contraction of the second

The **thread-block level view** of SDDMM

The warp-level view of MMAs in SDDMM



### **Mixed precision**

- a is an 8-bit **unsigned** integer, b is unsigned 4-bit
  - a = 11101101 (237 in decimal)

 $\begin{array}{cccc}
\bullet & & \bullet & \mathsf{Split} \\
a_{7^{\sim}4} & a_{3^{\sim}0} \\
1110 & 1101 \\
unsigned & & \mathsf{unsigned} \\
\bullet & \bullet & \mathsf{Recover} \\
a = 2^4 * a_{7^{\sim}4} + a_{3^{\sim}0} \\
a^*b = 2^4 * a_{7^{\sim}4} * b + a_{3^{\sim}0} * b
\end{array}$ 

a is an 8-bit signed integer, b is signed 4-bit
 a = 11101101 (-19 in decimal)

 $\begin{array}{c} a_{7\sim 4} \\ 1110 \\ signed \end{array} \begin{array}{c} \downarrow Split \\ a_{3\sim 0} \\ 1101 \\ unsigned \end{array}$ 









### **Evaluation**

- NVIDIA A100-SXM4-40GB GPU
  - total 108 SMs
  - each SM has 192KB configurable L1 cache and shared memory, and 256KB registers
  - supported datatypes on Tensor Core: int8, int4, int1, fp16, bf16, tf32, fp64
- Compare the performance of Magicube with sparse libraries (vectorSparse, cuSPARSE) and dense libraries (cuBLAS, cuDNN)
- Micro-benchmarks: 1,536 sparse matrices from Deep Learning Matrix Collection (DLMC) with sparsity 50%~98%, dilating each scalar with 1-D blocks (length V = 2, 4, 8)
- Case study: end-to-end sparse Transformer inference

L0 Instruction Cache											L0 In	struct	ion C	ache			
Warp Scheduler (32 thread/clk)							_		War	p Sch	eduler	(32 t	hread/	Clk)			
Dispatch Unit (32 thread/clk)										UI	spatch	roniit (	52 UI	reau/c	ikj		
Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)											
INT32 INT32	FP32	2 FP32 FP64						INT32	INT32	FP32	FP32	FP	64				
INT32 INT32	FP32	FP32	FP	64				INT32	INT32	FP32	FP32	FP	64				
INT32 INT32	FP32	FP32	FP	64			INT32	INT32	FP32	FP32	FP	64	TENSOR CORE				
INT32 INT32	FP32	FP32	FP	64	TEN		INT32	INT32	FP32	FP32	FP	64					
INT32 INT32	FP32	FP32	FP	64	TEN.		INT32	INT32	FP32	FP32	FP	64					
INT32 INT32	FP32	FP32	FP	64				INT32	INT32	FP32	FP32	FP	64				
INT32 INT32	FP32	FP32	FP	64			INT32	INT32	FP32	FP32	FP	64					
INT32 INT32	FP32	FP32	FP	64				INT32	INT32	FP32	FP32	FP	64				
LD/ LD/	LD/	LD/	LD/	LD/	LD/ L	N		1.0/	LD/	LD/	LD/	LD/	LD/	LD/	1.0/		
ST ST	ST	ST L0 Ir	ST	sT tion C	ST S ache	T SFU		ST	ST	ST	ST L0 In	ST	ST ion C	ST ache	ST	SFU	
ST ST	ST War Di	ST L0 Ir rp Sch spatch	ST Istruct eduler	sT tion C r (32 t (32 th	st s ache hread/cll read/clk)	Ϋ́ SFU		ST	ST	ST War Dis	ST L0 In p Sch spatch	ST struct eduler Unit (	ST ion C (32 t 32 th	ST ache hread/ read/c	st /cik)	SFU	
ST ST	ST War Dis Reg	ST LO Ir rp Sch spatch	struct eduler n Unit ( File (1	st tion C r (32 t (32 th 16,38	st s ache hread/cli read/clk) 4 x 32-bi	Ϋ́ SFU () t)		ST	ST	ST War Dis Reg	ST LO In P Sch spatch	ST eduler Unit ( File (1	ST ion C (32 th (32 th 6,384	st ache hread/ read/c 4 x 32	st /clk) :lk) -bit)	SFU	
ST ST	ST War Di Reg	ST LO Ir p Sch spatch ister	sT eduler 1 Unit ( File (1	st tion C (32 th (32 th 16,38-	st s ache hread/cll read/clk) 4 x 32-bi	t)		ST	ST	ST War Dis Reg	ST L0 In p Sch spatch ister I	ST eduler Unit ( File (1	ST ion C (32 th 32 th 6,384 64	st ache hread/ read/c 4 x 32	st /clk) :lk) :-bit)	SFU	
ST ST	ST War Di: Reg FP32 FP32	ST L0 Ir rp Sch spatch ister FP32 FP32	struct eduler i Unit ( File (1	sT tion C r (32 th (32 th 16,38 64 64	st s ache hread/cll read/clk) 4 x 32-bi	() ()		INT32	ST	ST War Di: Reg FP32 FP32	ST L0 In p Sch spatch ister I FP32 FP32	ST Istruct eduler Unit ( File (1 FP(	ST ion C (32 th 32 th 6,384 64 64	st ache hread/ read/c 4 x 32	st (clk) :lk) :-bit)	SFU	
ST ST	ST War Di: Reg FP32 FP32 FP32	ST LO Ir rp Sch spatch ister FP32 FP32 FP32	ST eduler 1 Unit ( File (1 FP FP	sT tion C r (32 th (32 th (32 th 64 64 64	st s ache hread/cll read/clk) 4 x 32-bi	t)		INT32 INT32	ST	War Di: Reg FP32 FP32 FP32	ST L0 In p Sch spatch ister I FP32 FP32 FP32	ST eduler Unit ( File (1 FPC FPC	ST ion C (32 th 32 th 6,384 64 64 64	st ache hread/ read/c 4 x 32	clk) :lk)	SFU	
ST ST	ST Wan Di: Reg FP32 FP32 FP32 FP32	L0 Ir rp Sch spatch ister FP32 FP32 FP32 FP32	ST eduler Unit ( File (1 FP FP FP	st tion C (32 th (32 th (32 th (32 th (32 th 64 64 64 64	st s ache hread/cll read/clk) 4 x 32-bi	() () SOR CORE		INT32 INT32 INT32 INT32	ST	ST War Dis Reg FP32 FP32 FP32 FP32	L0 In p Sch spatch ister I FP32 FP32 FP32 FP32	ST eduler Unit ( File (1 FPC FPC FPC	st ion C (32 th 32 th 6,384 64 64 64	st ache hread/c 4 x 32	(cik) (k) -bit)	SFU	
ST ST	ST War Di: Reg FP32 FP32 FP32 FP32 FP32	ST LO Ir rp Sch spatch ister FP32 FP32 FP32 FP32 FP32	ST edule Unit ( FP FP FP	st iion C r (32 t (32 th 16,38- 64 64 64 64 64 64	st s ache hread/clk 4 x 32-bi	t) SOR CORE		INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32	War Di Reg FP32 FP32 FP32 FP32	LO In p Sch spatch ister I FP32 FP32 FP32 FP32 FP32	ST eduler Unit ( File (1 FPC FPC FPC	5T ion C (32 th 6,384 64 64 64 64 64 64	st hread/ read/c 4 x 32	clk) :lk) -bit)	SFU	
ST         ST           INT32         INT32           INT32         INT32           INT32         INT32           INT32         INT32           INT32         INT32	ST Wan Dia Regg FP32 FP32 FP32 FP32 FP32 FP32	ST L0 Ir p Sch spatch ister FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST eduler I Unit ( FPIE (1 FP FP FP FP	st (ion C (32 th (32 th (32 th (32 th (32 th 64 64 64 64 64	st s ache hread/cll tead/clk 4 x 32-bi	t) sor core		INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32	ST War Dia Reg FP32 FP32 FP32 FP32 FP32 FP32	ST LO In P Sch spatch ister I FP32 FP32 FP32 FP32 FP32 FP32	st istruct eduler i Unit ( FPI FPI FPI FPI	st ion C (32 th 332 th 6,384 64 64 64 64 64 64	st ache hread/ fread/c 4 x 32	st (clk) (k) (k) (k) (k) (k) (k) (k) (k) (k) (	SFU R CORE	
ST         ST           INT32         INT32           INT32         INT32           INT32         INT32           INT32         INT32           INT32         INT32           INT32         INT32	ST Wan Dis FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST LO Ir p Sch spatch ister FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st eduler 1 Unit File (1 FP FP FP FP FP	5T ilion C r (32 th (32 th (32 th (32 th (32 th 64 64 64 64 64 64 64	st s ache hread/cll read/clk) 4 x 32-bi	t) Sor core		INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST INT32 INT32 INT32 INT32 INT32 INT32	ST Warr Reg FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST LO In p Sch ister I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st istruct eduler i Unit ( File (1 FPR FPR FPR FPR FPR FPR	5T ion C (32 th 32 th 6,384 64 64 64 64 64 64	st ache hread/ read/c 4 x 32	st fclk) lk) -bit)	SFU R CORE	
ST         ST           INT32         INT32	ST           Wain           Dia           FP32           FP32	ST LO Ir p Sch ister FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST edulei Unit i File (1 FP FP FP FP FP FP	ST lion C (32 th (32 th 16,38 64 64 64 64 64 64 64 64 64	st s ache hread/cll 4 x 32-bi	t)		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST Warn Dis FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST LO In p Sch spatch ister I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st istruct eduler Unit ( FPIe (1 FPI FPI FPI FPI FPI FPI FPI	5T ion C (32 th (32 th 6,384 64 64 64 64 64 64 64 64	st ache hread/c 4 x 32	st (clk) (k) (k) (k) (k) (k) (k) (k) (k) (k) (	SFU R CORE	
ST         ST           INT32         INT32	ST Wan Dia FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST LO Ir p Sch spatch spatch FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST edule Unit File (1 FP FP FP FP FP FP FP FP	ST ilion C (32 th (32 th))))))))))))))))))))))))))))))))))))	sr s ache hread/clk 4 x 32-bi TEN: LOY LI ST S	t) sor core		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST War Dis Reg FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	ST LO In p Sch Spatch ister I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st istruct eduler i Unit ( File (1 FPR FPR FPR FPR FPR FPR FPR FPR FPR FPR	ST           ion C           (32 ti           332 th           6,384           64	ST ache hread/ fread/c 4 x 32 TE	st (clk) (lk) -bit) :NSOF	SFU R CORE	
ST         ST           INT32         INT32           INT32	ST Wan Di: FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST LO In p Sch spatch FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ST edulei Dunit ( FP) FP FP FP FP FP FP FP FP FP	st tion C (32 th (32 th))))))))))))))))))))))))))))))))))))	st st s ache hread/clk) 4 x 32-bi tst s s 19	27         SFU           4)         SOR CORE           27         SFU           21         SFU           21         SFU		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	ST War Dijiji FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st L0 In p Sch spatch FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st istruct eduler b Unit ( File (1 FPR FPR FPR FPR FPR FPR FPR FPR FPR FPR	ST ion C (32 th 32 th 6,384 64 64 64 64 64 64 64 64 64 64 64 64 64	st ache hread/ read/c 4 x 32 TE	st felk) ik) -bit) :NSOF	SFU R CORE SFU	

One streaming multiprocessor (SM) of GA100

This image is from: R. Krashinsky, et al. *https://developer.nvidia.com/blog/nvidia-ampere-architecture-in-depth/* May, 2020

#### Ablation study for SpMM in Magicube





#### SpMM with mixed precision in Magicube



23



#### **Benchmarking SpMM and SDDMM**





#### **End-to-end sparse Transformer inference**

Attention
$$(Q, K, V) = \operatorname{softmax}\left(\frac{QK^T \odot M}{\sqrt{d_k}}\right) V$$

#### Attention score





Latency of end-to-end inference of sparse Transformer

#### **End-to-end sparse Transformer inference**

der	nse	sparsity=0.9					
PyTorch (cuDNN, fp32)	PyTorch (cuDNN, fp16)	vectorSparse (fp16)	Magicube (16b-8b)	Magicube (8b-8b)	Magicube (8b-4b)		
57.36%	57.50%	57.14%	57.32%	<b>5</b> 7.11%	56.79%		

Test accuracy of text classification using sparse Transformer

with num\_heads=4 and seq\_len=4,096



#### Conclusion

#### 1. Challenges



#### 4. SDDMM in Magicube





#### 2. SR-BCRS format



#### 3. SpMM in Magicube



#### 5. Mixed precision



#### 6. Evaluation





https://zenodo.org/record/6924338 https://github.com/Shigangli/Magicube

··•SPCL

